The circuit converting parallel data to a high-speed serial stream and back; lane rate sets link bandwidth.
← All terms